#

rv32i

Here are 271 public repositories matching this topic...

ultraembedded / riscv

RISC-V CPU Core (RV32IM)

asic cpu fpga verification verilog pipeline-processor risc-v rv32i verilator riscv-linux rv32im

Updated Sep 18, 2021
Verilog

shecc

sysprog21 / shecc

A self-hosting and educational C optimizing compiler

c linux arm compiler riscv qemu armv7 cross-compiler elf self-hosting risc-v compiler-optimization rv32i rv32im ssa-form

Updated Aug 24, 2026
C

ultraembedded / biriscv

32-bit Superscalar RISC-V CPU

linux asic cpu fpga verilog xilinx superscalar in-order risc-v branch-prediction coremark rv32i verilator riscv-linux rv32im artix-7 pipelined-processors

Updated Sep 18, 2021
Verilog

syntacore / scr1

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

core riscv rtl ip verilog risc-v rv32i rv32e rv32imc rv32emc

Updated Nov 15, 2024
SystemVerilog

WangXuan95 / USTC-RVSoC

An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。

cpu fpga riscv rtl verilog systemverilog soc risc-v rv32i softcore

Updated Sep 14, 2023
SystemVerilog

APS

MPSU / APS

Laboratory course on RISC-V Processor Development

fpga study riscv systemverilog risc-v rv32i

Updated Aug 10, 2026
SystemVerilog

rafaelcalcada / rvx

RISC-V microcontroller for embedded, FPGA and ASIC applications

microcontroller cpu gpio core i2c processor riscv spi uart mcu risc-v rv32i system-on-chip rvx zicsr

Updated Aug 11, 2026
Verilog

HaDes-V

tscheipel / HaDes-V

HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V processor using SystemVerilog and FPGA tools. Developed by TU Graz's EAS Group, this resource combines hands-on exercises in hardware/software co-design with practical implementation on the Basys3 FPGA board.

processor-architecture pipelines riscv vivado systemverilog computer-architecture gtkwave system-verilog university-course risc-v c-programming rv32i open-education verilator open-educational-resources processor-design assembly-programming hardware-software-codesign microcontroller-design

Updated Feb 2, 2026
SystemVerilog

chenyuliu577-cyber / jyd-rv32i-fpga-core

Educational RV32I FPGA CPU/SoC project organized for JYD RISC-V contest-style Vivado reconstruction and verification.

education cpu fpga contest riscv verilog xilinx vivado systemverilog computer-architecture digital-design rv32i hardware-design

Updated Jun 16, 2026
SystemVerilog

AngeloJacobo / RISC-V

Design implementation of the RV32I Core in Verilog HDL with Zicsr extension

cpu riscv verilog formal-verification risc-v rv32i rv32 5-stage-pipeline

Updated Dec 17, 2023
Verilog

Gaok1 / Raven-RiscV

RISC-V simulator and IDE for learning assembly — RV32IMF, step-by-step debugger,cache , pipeline, multi-core simulator

emulator rust education assembler tui computer-architecture risc-v cache-simulator rv32i ratatui

Updated Sep 1, 2026
Rust

stnolting / riscv-gcc-prebuilt

📦 Prebuilt RISC-V GCC toolchains for x64 Linux.

linux gcc riscv risc-v prebuilt-binaries rv32i neorv32

Updated Feb 22, 2025
Shell

RISC-KC / basic_rv32s

🎓 Instructional RISC-V processor design framework: single-cycle to 5-stage pipeline with FPGA verification and complete learning guidelines! A RISC-V CPU design guideline.

Updated Feb 2, 2026
Verilog

ca2025-mycpu

sysprog21 / ca2025-mycpu

RISC-V CPU Labs in Chisel

chisel3 risc-v rv32i chisel-generator

Updated Jan 31, 2026
Scala

martinKindall / risc-v-single-cycle

A Single Cycle Risc-V 32 bit CPU

riscv systemverilog basys3 rv32i riscv32 basys3-fpga riscv-assembly single-cycle-processor

Updated Jan 14, 2026
SystemVerilog

aignacio / nox

RISC-V Nox core

risc-v rv32i

Updated Jul 22, 2025
C

maikmerten / spu32

Small Processing Unit 32: A compact RV32I CPU written in Verilog

fpga verilog icestorm risc-v ice40 rv32i system-on-chip risc-processor

Updated May 30, 2022
C

FelipeFFerreira / ITA-CORES

RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32

framework asic chip risc-v rv32i physical-design physical-design-automation femtorv32

Updated Nov 16, 2023
Verilog

calint / tang-nano-9k--riscv--cache-psram

RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card

systemverilog risc-v rv32i softcore tang-nano-9k

Updated Aug 30, 2026
SystemVerilog

riscv-atom

saursin / riscv-atom

An open-source 32-bit RISC-V soft-core processor

microcontroller embedded cpu fpga core processor riscv verilog mcu soc risc-v soft-core rv32i system-on-chip riscv32 riscv-processor

Updated Sep 1, 2025
C++

Add this topic to your repo

To associate your repository with the rv32i topic, visit your repo's landing page and select "manage topics."