sta

Here are 2 public repositories matching this topic...

prasetyarobert205-jpg / codex-fpga-engineering-workflow

Evidence-driven multi-agent FPGA/SoC FPGA workflow for Codex: RTL, CDC/RDC, STA, verification, single-writer implementation, and independent sign-off.

fpga vhdl verification eda multi-agent rtl verilog systemverilog cdc codex ai-agents sta soc-fpga hardware-design

Updated Aug 27, 2026
PowerShell

prasetyarobert205-jpg / codex-fpga-engineering-workflow-zh

Star

Codex FPGA/SoC FPGA 多角色且基于证据工程工作流：逐拍 RTL、CDC/RDC、STA、官方 IP、三厂商原生脚本、单一实现者与独立签核。

fpga vhdl multi-agent rtl verilog vivado systemverilog cdc modelsim codex pango sta anlogic timing-closure soc-fpga

Updated Aug 31, 2026
PowerShell

Add this topic to your repo

To associate your repository with the sta topic, visit your repo's landing page and select "manage topics."

Learn more