ASIC implementation flow infrastructure, successor to OpenLane
-
Updated
Aug 28, 2026 - Python
#
openlane
Here are 20 public repositories matching this topic...
Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
-
Updated
Nov 19, 2025 - Python
Gate-level visualization generator for SKY130-based chip designs.
-
Updated
Jul 22, 2021 - Python
🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation
-
Updated
Apr 30, 2026 - Python
Minimal multimodal temporal sparse-query BEV POC for nuScenes/OpenLane with ONNX and TensorRT validation
-
Updated
May 13, 2026 - Python
Open educational toolkit for semiconductor device physics, compact modeling (BSIM4), SPICE analysis, reliability evaluation, and VLSI physical design.
-
Updated
Jan 21, 2026 - Python
Educational GPU platform - Democratizing GPU building with complete compute + graphics pipelines
open-source education asic fpga firmware gpu graphics open-hardware verilog gpu-computing computer-architecture rasterization gpu-programming skywater openlane skywater-pdk
-
Updated
Feb 9, 2026 - Python
An integrated educational framework covering semiconductor physics, circuit design, fabrication processes, and testing — from fundamentals to advanced practical applications. （物性・回路・プロセス・設計・テストを貫く一貫教育体系。基礎から応用・実践までを体系的に整理）
-
Updated
Feb 22, 2026 - Python
Universal Edge AI ASIC: Open-Source Silicon Accelerator for LLMs (llama.cpp GGUF Q4_K/IQ) & Diffusion DiT (Flux, SDXL) in SkyWater SKY130 130nm CMOS.
flux asic verilog quantization dit bitnet npu edge-ai openlane sky130 tinytapeout llama-cpp llm-inference diffusion-transformer gguf speculative-decoding ai-accelerator systolic-array stable-diffusion-cpp skywater130
-
Updated
Aug 27, 2026 - Python
TinyTapeout GDS blackbox macro testing
-
Updated
Sep 9, 2024 - Python
Educational project that explores the AITL control architecture (PID × FSM × LLM) from Python modeling to ASIC implementation using Verilog, OpenLane, Magic, and ngspice.
python magic fsm pid rtl verilog semiconductor ngspice control-system openlane llm aitl asic-education
-
Updated
Jan 21, 2026 - Python
RTL-to-GDS physical design of a parameterized MAC accelerator using open-source ASIC tools (Yosys, OpenLane, Sky130)
verilog vlsi yosys physical-design asic-design open-source-eda openlane sky130 chip-design rtl-to-gds mac-accelerator
-
Updated
Jun 12, 2026 - Python
Tiny Tapeout TTSKY26c (sky130A): on-chip metastability characterizer -- ring-osc async data + 41-tap delay line + dual-sample witness FFs; raw UART stream for tau/W and MTBF extraction
-
Updated
Aug 18, 2026 - Python
Python client for TheCarApi — live car auction inventory from Copart, OpenLane, Auto1, Encar, eCarsTrade, Schadeautos and CarVector
api-client python-client used-cars vehicle-data copart openlane car-api encar auction-api car-auctions
-
Updated
Aug 24, 2026 - Python
Add this topic to your repo
To associate your repository with the openlane topic, visit your repo's landing page and select "manage topics."